Docket No. 8201/Y01/SYNX/JW

J

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Re:

Inventor(s):

Michael R. Rice, Eric A. Englhardt, Vinay Shah, Martin R. Elliott, Robert B. Lowrance and Jeffrey C.

Hudgens

Title:

SYSTEMS AND METHODS FOR TRANSFERRING SMALL LOT SIZE SUBSTRATE CARRIERS

BETWEEN PROCESSING TOOLS

Serial No.:

10/764,620

Filed: Examiner:

January 26, 2004 Kasenge, Charles R

Group Art Unit: 2125

Transmitted herewith is:

<u>X</u> PTO Form 1449;

X Information Disclosure Statement, and sixteen cited references (copy of sixteen references enclosed); and

X Return Postcard.

FEE CALCUI	LATION						
Fee Items	Claims Filed	Included With Basic Fee	Extra Claims	Fee Rate	Total		
Total Claims	N/A	- 20 =	-0-	X \$50.00	\$0.00		
Independent Claims	N/A	- 3 =	-0-	X \$200.00	\$0.00		
Basic Filing Fee (\$300.00), Utility Search Fee (\$500.00), Utility Examination Fee (\$200.00) \$1000.00							
TOTAL FEES	1.55	Neg. A Comment			PAID		

- XX The Commissioner is hereby authorized to charge \$180.00 to Deposit Account No. 04-1696.
- XX The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. <u>04-1696</u>. A duplicate copy of this transmittal is enclosed.

XX Please address all future correspondence to:

Customer # 41161 Dugan & Dugan, PC 55 South Broadway Tarrytown, NY 10591

I hereby certify that this correspondence is being deposited with the United States Postal Service as express mail in an envelope addressed to: Mail Stop Amendment, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Express Mail Receipt No. EV605116041US

Date of Deposit:

Signature

Respectfully submitted,

Brian M. Dugan

Registration No. 41,720

(914) 332-9081

xess Mail Label No. EV605116041US

PATENTS 8201/Y01/SYNX/JW

MAY 2 3 2006 W

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s) : Michael R. Rice et al.

Serial No. : 10/764,620

Filed : January 26, 2004

For : SYSTEMS AND METHODS FOR TRANSFERRING SMALL

LOT SIZE SUBSTRATE CARRIERS BETWEEN

PROCESSING TOOLS

Group Art Unit: 2125

Customer No. : 41161

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Sir:

In accordance with 37 C.F.R. §§ 1.56 and 1.97, applicants wish to call the attention of the Examiner to the following references:

Foreign Art Reference No. JP 08249044 A (Japan)

Foreign Art Reference No. JP 09115817 A (Japan)

Foreign Art Reference No. JP 10135096 A (Japan)

Foreign Art Reference No. JP 11176717 A (Japan)

Foreign Art Reference No. JP 11296208 A (Japan)

Foreign Art Reference No. JP 2001332464 A (Japan)

Foreign Art Reference No. JP 2003007584 A (Japan)
Foreign Art Reference No. DE 19715974 A1 (Germany)

Przewlocki, H. et al., "DIASTEMOS-computerized system of IC manufacturing control and diagnostics", 1990, Elektronika, Vol. 31 No. 11-12, Pgs. 38-40, Polish Language. (Abstract only)

Juba, R. C. et al., "Production improvements using a forward scheduler", 1996, Seventeenth IEEE/CPMT International Electronics Manufacturing Technology Symposium `Manufacturing Technologies - Present and Future`, Pg. 205-9.

Houmin, Yan et al., "Testing the robustness of two-boundary control policies in semiconductor manufacturing", May 1996, IEEE Transactions on Semiconductor Manufacturing, Vol. 9
No. 2, Pg. 285-8.

Lopez, M. J. et al., "Performance models of systems of multiple cluster tools", 1996, Nineteenth IEEE/CPMT

International Electronics Manufacturing Technology Symposium.

Proceedings 1996 IEMT Symposium, Pgs. 57-65.

Iriuchijima, K. et al., "WIP allocation planning for semiconductor factories", 1998, Proceedings of the 37th IEEE Conference on Decision and Control, Vol. 3, Pg. 2716-21.

Weiss, M., "New twists on 300 mm fab design and layout", July 1999, Semiconductor International, Vol. 22 No. 8, Pgs. 103-4, 106, 108.

Van Antwerp, K. et al., "Improving work-in-progress visibility with active product tags YASIC manufacture", Oct. 1999, Micro, Vol. 17 No. 9, Pgs. 67-9, 72-3.

Wei Jun-Hu et al., "Optimization methodology in simulation-based scheduling for semiconductor manufacturing", Oct. 2000, Information and Control, Vol. 29 No. 5, Pg. 425-30, Chinese language. (Abstract only)

Please charge deposit account No. 04-1696 in the amount of \$180.00 for consideration of this information disclosure statement under 37 C.F.R. \$ 1.97(c)(2).

These references are also listed on the accompanying Information Disclosure Statement (Form PTO-1449).

Consideration of the foregoing in relation to this patent application is respectfully requested.

Respectfully Submitted,

Brian M. Dugan, Esq. Registration No. 41,720

Dugan & Dugan, PC

Attorneys for Applicants

(914)332-9081

Dated: 5/23/06
Tarrytown New York

U.S. Department of Commerce, Patent and Trademark Office					Docket No.: Serial No.: 8201/Y01/SYNX/JW 10/764,620				
OTE	OF RELI	EVANT ART CIT	ED BY APPLI	ICANT	Applicar Michael	nts: R. Rice, et al			
*Examiner Document Issue Initial Number Date Nam					Filing D	2125	2125		
TRADE	Patent D	ocuments							
*Examiner Initial	ļ	Document Number	Issue Date	Nai	me	Class	Subclass		g Date If ropriate
	US-1								
	US-2								
	US-3								
	US-4								
	US-5		:						
	US-6								
	US-7								
	US-8								<u>.</u>
	US-9			Anus .					
	US-10								
	US-11				<u>-</u>	<u></u>			
Fore	ign Paten	t Documents						Т	ranslatior
		Document Number	Date	Cour	ntry	Class	Subclass	Yes	No
	F-1	JP 08249044 A	09/27/96	Japan				Х	
	F-2	JP 09115817 A	05/02/97	Jap	an			X	
	F-3	JP 10135096 A	05/22/98	Jap	an			Х	
	F-4	JP 11176717 A	07/02/99	Jap	an	:		Х	
	F-5	JP 11296208 A	10/29/99	Jap	an			Х	
OTH	IER ART	(Including Autho	r, Title, Date, I	Pertinent Pages	s, Etc.)				
						n of IC manufacturing		diagnostics"	, 1990,
	OT-2	Juba, R. C. et al.,	"Production in	provements u	sing a forwa	ard scheduler", 1996 posium `Manufactu	, Seventeenth		

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.

OT-3 Houmin, Yan et al., "Testing the robustness of two-boundary control policies in semiconductor manufacturing", May 1996, IEEE Transactions on Semiconductor Manufacturing, Vol. 9 No. 2, Pg. 285-8.

Examiner

Future', Pg. 205-9.

Date Considered

U.S. Department of Commerce, Patent and Trademark Office				Docket N 8201	lo.: /Y01/SYNX/JW		Serial No.: 10/764,620				
LIST OF RELEVANT ART CITED BY APPLICANT (Use several sheets if necessary)					Applicants: Michael R. Rice, et al						
					Filing Da	nte: nuary 26, 2004	Group	Group: 2125			
U.S. P	atent Do	ocuments									
*Examiner Initial		Document Number	Issue Date	Nam	ie	Class	Subclass		Date In		
	US-12										
	US-13										
	US-14										
	US-15										
	US-16										
	US-17										
	US-18										
	US-19										
	US-20										
	US-21										
	US-22			_							
Foreig	n Patent	Documents						Translatio	n		
		Document Number	Date	Cou	ntry	Class	Subclass	Yes	No		
	F-6	JP 2001332464 A	11/30/01	Jap	an		•	X			
	F-7	JP 2003007584 A	01/10/03	Jap	an			X			
	F-8	DE 19715974 A1	10/22/98	Germ	any			Abstract			
	F-9										
	F-10										
ОТНЕ	ER ART	(Including Author,	Title, Date,	Pertinent Page	s, Etc.)						
		Lopez, M. J. et al., International Elect 57-65.	"Performan	ce models of s	ystems of m						
	OT-5	Iriuchijima, K. et a IEEE Conference					s", 1998, Proce	edings of the	37th		

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.

OT-6 Weiss, M., "New twists on 300 mm fab design and layout", July 1999, Semiconductor International, Vol. 22

Examiner

No. 8, Pgs. 103-4, 106, 108.

Date Considered

U.S. Department of Commerce, Patent and Trademark Office LIST OF RELEVANT ART CITED BY APPLICANT (Use several sheets if necessary)				Docket N 8201	o.: /Y01/SYNX/JV	V	Serial No.: 10/764,620				
				Applicants: Michael R. Rice, et al							
					Filing Date: January 26, 2004			Group: 2125			
							· · ·	<u></u>			
U.S. F Examiner	atent Doc	Uments Document	Issue			T			Filing	Date If	
Initial		Number	Date	Nam	e Class		Subclass			Appropriate	
	US-23										
	US-24										
	US-25										
	US-26										
	US-27										
	US-28										
	US-29										
	US-30										
	US-31										
	US-32										
	US-33										
Foreig	n Patent I	Documents				•	•		Translatio	n	
		Document Number	Date	Coun	try	Class	Subclass	Yes	No		
	F-11								-		
	F-12										
	F-13										
	F-14										
	F-15										
ОТНІ	ER ART (I	ncluding Autho	or, Title, Date	, Pertinent Page	s, Etc.)						
		/an Antwerp, K Oct. 1999, Micro				oility with activ	e produ	ict tags Ý	ASIC manu	ıfacture	
	n	Vei Jun-Hu et a nanufacturing", only)								Abstrac	
	OT-9	<i>y)</i>				<u></u>	<u>.</u>			<u></u>	
nminer			Date Conside	ered							
	Initial 16	reference consi	dered whathe		 		ED COC) D 1		citation	
XAMINER	initial it	reference consi	ucicu, wncine	er of not citation	i is in contori	mance with ivir	ピア ひいろ	7: Draw III	ne through	Citation	